

Amendments to the Claims:

Please cancel claims 14 and 15.

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of the Claims:

1 Claim 1 (previously presented): A method of performing  
2 additive synthesis of digital audio signals in a recursive  
3 digital oscillator, comprising:

4 receiving digital audio signal frames wherein each  
5 digital audio signal frame includes a set of frequency,  
6 amplitude, and phase components represented as coefficients  
7 of variables in a mathematical expression, each digital  
8 audio signal frame thereby including a frequency coefficient  
9 representation;

10 forming converted frequency coefficients by Re-Mapping  
11 of bits of said frequency coefficient representation to bias  
12 audio reproduction accuracy toward low frequency signals

13 wherein said digital oscillator is an oscillator as in  
14 claim 16 and wherein said Re-Mapping biases the generating  
15 frequency of said oscillator as in claim 17; and

16 performing additive synthesis with said converted  
17 frequency coefficients.

1 Claim 2 (previously presented): The method of claim 1  
2 further comprising the step of defining said frequency  
3 coefficient representation with an exponent characterizing a  
4 floating-point range extension.

1 Claim 3 (previously presented): The method of claim 2  
2 wherein said defining step includes the step of specifying  
3 said exponent to correspond to a right shift amount  
4 necessary to correct for precision limitations introduced by  
5 limiting Re-Mapping coefficients to 16 bits.

1 Claim 4 (previously presented): The method of claim 3  
2 wherein said receiving, forming, and performing steps are  
3 implemented utilizing a 16-bit fixed point processor.

1 Claim 5 (previously presented): The method of claim 1  
2 wherein said receiving, forming and performing steps are  
3 implemented utilizing a digital signal processor.

1 Claim 6 (previously presented): The method of claim 1  
2 wherein said receiving, forming, and performing steps are  
3 implemented utilizing a field programmable gate array.

1 Claim 7 (previously presented): The method of claim 1  
2 wherein said receiving, forming, and performing steps are  
3 implemented utilizing a Very Long Instruction Word  
4 processor.

1 Claim 8 (previously presented): The method of claim 1  
2 wherein said receiving, forming, and performing steps are  
3 implemented utilizing a Reduced Instruction Set Computer.

1 Claim 9 (previously presented): The method of claim 1  
2 wherein said receiving, forming, and performing steps are  
3 implemented utilizing a Residue Number System processor.

1 Claim 10 (previously presented): A computer readable memory  
2 to direct a processor to function in a specified manner,  
3 comprising:

4 a first set of executable instructions to receive  
5 digital audio signal frames wherein each digital audio  
6 signal frame has a set of specified frequency values  
7 expressed as a bit sequence;

8 a second set of executable instructions to Re-Map said  
9 bit sequence to represent lower frequencies with more  
10 significant bits and higher frequencies with less  
11 significant bits; and

12 a third set of executable instructions to facilitate  
13 additive synthesis of said digital audio signal frames in a  
14 reduced-precision recursive digital oscillator  
15 wherein said digital oscillator is an oscillator as in  
16 claim 16 and wherein said Re-Mapping biases the generating  
17 frequency of said oscillator as in claim 17.

1 Claim 11 (previously presented): The computer readable  
2 memory of claim 10 wherein said first set of executable  
3 instructions include instructions to identify a frequency  
4 coefficient representation of said specified frequency.

1 Claim 12 (previously presented): The computer readable  
2 memory of claim 11 further comprising a fourth set of  
3 executable instructions to define said frequency coefficient  
4 representation with an exponent characterizing a  
5 floating-point range extension.

1 Claim 13 (previously presented): The computer readable  
2 memory of claim 12 wherein said fourth set of executable  
3 instructions include instructions to specify said exponent

4 to correspond to a right shift amount necessary to correct  
5 for precision limitations introduced by a reduced precision  
6 processor.

Claims 14-15 (canceled)

1 Claim 17 (previously presented): An oscillator as in  
2 claim 16 wherein  $\varepsilon$  is represented by an unsigned mantissa,  
3 m, combined with an unsigned exponent, e, biased so that the  
4 actual represented value is

5  
6 
$$\varepsilon = 2^{2-e} m.$$

1 Claim 18 (previously presented): An oscillator as in claim  
2 17 wherein said mantissa m is 16 bits.